Running
RL
VeriRL — Verilog RTL Design Environment
🔬
Interact with a Verilog agentic environment
Supreeth Rao
Supreeth
AI & ML interests
Reinforcement Learning, Large Language Models, Distributed Computing
Recent Activity
updated a Space about 1 hour ago
Supreeth/verirl-env published a Space 4 days ago
Supreeth/verirl-env published a model 2 months ago
Supreeth/searchlm-qwen2.5-3b-rlhfOrganizations
None yet