FICS LLM Projects

classroom

Activity Feed Request to join this org

AI & ML interests

None defined yet.

published a Space 5 months ago

DeepV

Generate Verilog code from design specifications

updated 3 Spaces 6 months ago

DeepV

Generate Verilog code from design specifications

DeepV

Generate Verilog code from design specifications

DeepV

Generate Verilog code from design specifications